Sum-subtract Fixed Point Ldpc Decoder
نویسندگان
چکیده
−− In this paper a low complexity logarithmic decoder for a LDPC code is presented. The performance of this decoding algorithm is similar to the original decoding algorithm ́s, introduced by D. J. C. MacKay and R. M. Neal. It is a simplified algorithm that can be easily implemented on programmable logic technology such as FPGA devices because of its use of only additions and subtractions, avoiding the use of quotients and products, and of float point arithmetic. The algorithm yields a very low complexity programmable logic implementation of a LDPC decoder with an excellent BER performance. Keywords−− low density parity check codes, decoding, BER performance, look-up tables
منابع مشابه
An Efficient LDPC Decoder Architecture with a High-Performance Decoding Algorithm
In this work, a high performance LDPC decoder architecture is presented. It is a partially-parallel architecture for low-complexity consideration. In order to eliminate the idling time and hardware complexity in conventional partially-parallel decoders, the decoding process, decoder architecture and memory structure are optimized. Particularly, the parity-check matrix is optimally partitioned i...
متن کاملAnalysis and Optimisation of irregular LDPC codes for joint source-channel decoding
In this paper, we present a characterization, through its convergence analysis, and an optimisation of a joint source-channel receiver composed of a LDPC decoder and a Soft Input Soft Output (SISO) source decoder. Under Gaussian approximation, assuming the knowledge of the extrinsic mutual information transfer function (EXIT chart) of the source decoder, we derive the Mutual Information evoluti...
متن کاملInvestigation of Error Floors of Structured Low- Density Parity-Check Codes by Hardware Emulation
Several high performance LDPC codes have parity check matrices composed of permutation submatrices. We design a parallel-serial architecture to map the decoder of any structured LDPC code in this large family to a hardware emulation platform. A peak throughput of 240Mb/s is achieved in decoding the (2048,1723) Reed-Solomon based LDPC (RS-LDPC) code. Experiments in the low bit error rate (BER) r...
متن کاملFixed Point DSP Implementation of Low-Density Parity Check Codes
It has been shown earlier and rediscovered recently that Low-Density Parity Check Codes can achieve bit error rate near to Shannon limit. They can be decoded using soft decision iterative decoding scheme. As low cost, high performance DSPs are widespread, DSP implementation for LDPC decoder is a viable option. Floating point implementation has higher costs and so fixed point DSP implementation ...
متن کاملAn area efficient LDPC decoder using a reduced complexity min-sum algorithm
Hardware implementation of Low-Density Parity-Check (LDPC) decoders using conventional algorithms such as Sum-Product or Min-Sum requires large amount of hardware resources. A rather simplistic way to reduce hardware resources is to reduce the intrinsic message quantization. However this adversely affects the bit error rate (BER) performance significantly. In this paper, a resource efficient LD...
متن کامل